Embedded Tutorial: Breaking the Dynamic Power Barrier using Distributed-LC Resonant Clocking
نویسنده
چکیده
Power consumption is the predominant challenge in modern high-performance systems and is becoming increasingly important due to mobile applications. High power consumption leads to decreased battery lifetime, cooling challenges which limit form factors, and large on-chip temperatures which can decrease reliability. While stand-by and idle power can be minimized with many techniques, active-mode dynamic power consumption during peak operation continues to be a formidable barrier. Reducing the clock power consumption can significantly reduce overall active-mode dynamic power. This embedded tutorial explores the recent commercial and academic results in the design and optimization of distributed-LC resonant clocks and discusses the future challenges and open research problems.
منابع مشابه
Low-swing LC Resonant Clock Distribution Networks Using Conditional Capturing Flip-Flop
The clock distribution network in digital integrated circuits distributes the clock signal which acts as a timing reference controlling data flow within the system. Since the clock signal has highest capacitance and operates at high frequencies, the clock distribution network consumes a large amount of total power in synchronous system. So, a new flip-flop is proposed in a low-swing resonant cl...
متن کاملPower Reduction Techniques in Clock Distribution Networks with Emphasis on LC Resonant Clocking
complies with the regulations of the University and meets the accepted standards with respect to originality and quality. In this thesis we propose a set of independent techniques in the overall concept of LC resonant clocking where each technique reduces power consumption and improve system performance. Low-power design is becoming a crucial design objective due to the growing demand on portab...
متن کاملWide operating frequency resonant clock and data circuits forswitching power reductions
Driver circuits that save switching power by 25 % or more using LC resonance energy recovery are shown for use in clock and data networks. Resonant and other energy savings circuits are shown from global to local leaf cell clocking. A 109 operating frequency range with power reductions allows dynamic voltage and frequency scaling for power management. The resonance used only for the brief trans...
متن کاملAn Enhanced Design Methodology for Resonant Clock Trees
Clock distribution networks consume a considerable portion of the power dissipated by synchronous circuits. In conventional clock distribution networks, clock buffers are inserted to retain signal integrity along the long interconnects, which, in turn, significantly increase the power consumed by the clock distribution network. Resonant clock distribution networks are considered as efficient lo...
متن کاملLow Power Design of Digital Systems Using Energy Recovery Clocking and Clock Gating
Energy recovery clocking has been demonstrated as an effective method for reducing the clock power. However, in this method the conventional square wave clock signal is replaced by a sinusoidal clock generated by a resonant circuit. Such a modification in clock signal prevents application of existing clock gating solutions. In this paper, we propose clock gating solutions for energy recovery cl...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
دوره شماره
صفحات -
تاریخ انتشار 2013